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Abstract—A mathematical model is derived which allows to
compute instantaneously the conduction and switching losses in
two-level voltage source inverters (2L-VSIs) regardless of the
employed modulation scheme. The model is based on the use
of switching vectors applied to the considered VSI, taking into
account the instantaneous conduction and switching losses of the
semiconductor devices. The advantages of this method are, (i) it
can be extended to any type of VSI and any modulation scheme,
(ii) it can be applied to analyze the power losses of VSIs during
any desired period, and (iii) it can be easily implemented in any
kind of the simulation software (e.g. Matlab/Simulink).
Index Terms—Power Diode, Power IGBT, Conduction Losses,
Switching Losses, Model of 2L-VSIs, Instantaneous Losses of
Semiconductor Devices.
NOTATION
N,R: natural, real numbers. x := (x1, . . . , xn)> ∈ Rn: col-
umn vector (bold small letter), n ∈ N where “>” and “:=”
mean “transposed” (interchanging rows and columns of a
matrix or vector) and “is defined as”, resp., 0n ∈ Rn: zero
vector. x>y := x1y1+· · ·+xnyn: scalar product of the vectors
x and y := (y1, . . . , yn)>. A ∈ Rn×n: (square) matrix with
n rows and columns (bold capital letter).
I. INTRODUCTION
The total power losses of semiconductor devices are divided
into conduction and switching losses. The former can be
obtained based on the voltage-over-current (v-i) characteristic
of the semiconductor devices and the latter can be calculated
by using the switching energy losses given in the data sheet.
Many efforts have been done to compute power losses of
voltage source inverters. One common method to find the
power losses in VSIs has been presented in [1], [2]. This
method is based on the key assumptions that the conduction
losses in semiconductor devices are a function of the current(s)
passing through the semiconductor devices, the time duration
when the semiconductor is on or the duty cycle, the PWM
modulation scheme and its modulation index, and the load
power factor. Therefore, this method is suitable to calculate
the average power losses of semiconductor devices in 2L-VSIs
for a given (e.g. PWM) modulation scheme, but it can not be
applied to other modulation schemes. The major obstacle is
to find the duty cycle, because it depends on the implemented
modulation schemes and the type of the employed voltage
source inverter [3], [6]. Moreover, it is difficult or even
impossible to propose a method to find the duty cycle for more
sophisticated (e.g. flat-top) modulation schemes. A method
which is independent of the duty cycle for a 2L-VSI has
been reported in [7]. With this method, the phase voltage
waveform is decomposed into square waves and its summation
of the square waves with rising edge angle αk. Therefore,
the conduction power losses are a function of the current
passing through the semiconductors, the load power factor and
the rising edge angle αk of the voltage square waves. This
approach is independent of the employed modulation scheme
and duty cycle, but the detection of the rising edge angle αk
of the occurring square waves is rather complicated. Another
method is based on actual measurements of the semiconductor
losses [8]. To do so, a clamped inductive load test is suggested
to measure the switching power losses while a boost converter
is used to measure the conduction losses in this converter
topology. In contrast to the above mentioned approaches, we
propose a simple method which allows an instantaneous com-
putation of the power losses of the semiconductor devices in
any VSIs topology. In this paper, we present the approach for
a 2L-VSI. The power losses are obtained by using the actual
switching vector sabc(t) := (sa(t), sb(t), sc(t))> ∈ {0, 1}3
(with individual switching signal sx(t) ∈ {0, 1} per phase
x ∈ {a, b, c}) and the direction (positive or negative) of the
actual phase currents iabc(t) = (ia(t), ib(t), ic(t))> ∈ R3
(with individual current ix(t) of phase x ∈ {a, b, c}). For those
switching signals sx(t) = 1 which are one, the conduction
losses are dissipated in the respective semiconductor device
(and the free-wheeling diodes) which are “on” (during the
interlock delay time). The switching losses can be computed
by considering the transition of the switching signal sx(t)
from one to zero (and vice versa) and the direction of phase
current ix(t). Combining both ideas gives a method which
allows to instantaneously compute the overall power losses in
VSIs independently of modulation scheme and topology.
The paper is organized as follows: Section II introduces
the mathematical model of the considered 2L-VSI. Section III
proposes the mathematical models of the power losses of the
semiconductor devices in 2L-VSIs based on the switching
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Fig. 1: Electrical circuit of 2L-VSI with (virtually) split DC-
link, IGBTs and free-wheeling diodes.
vector. Section IV illustrates the method for a grid-connected
2L-VSI with LCL-filter and RL-load by simulation results.
II. MODEL OF TWO-LEVEL VOLTAGE SOURCE INVERTERS
A mathematical model of the inverter must be estab-
lished based on the actual switching vector sabc(t) =
(sa(t), sb(t), sc(t))> and DC-link voltage udc(t). As depicted
in Fig. 1, the switching value sx(t) and its negated value
sx(t) = 1 − sx(t) (where x ∈ {a, b, c}) lead to the inverter
leg voltage vector [11, Cha. 14]
uabcm (t) =
uam(t)ubm(t)
ucm(t)
 = udc(t)(sabc(t)− 1213) ∈ {±udc(t)2 }3,
where 13 := (1, 1, 1)> is the unity vector. The output
(symmetric) phase voltages uabc(t) depend on the DC-link
voltage and the switching vector as follows (see [10] or [11,
Cha. 14])
uabc(t) =
ua(t)ub(t)
uc(t)
 = udc(t)3
 2 −1 −1−1 2 −1
−1 −1 2
sabc(t). (1)
Via the terminals U, V, and W, the voltages are applied to
a connected load and lead to the phase currents iabc(t) :=
(ia(t), ib(t), ic(t))>.
III. INSTANTANEOUS POWER LOSSES IN 2L-VSIS
The conduction losses in a 2L-VSI are caused by the
turn-on resistance of the semiconductor devices while the
switching losses are due to the commutation between the
different switching states of the converter. The distribution
and localization of the switching and conduction losses for
2L-VSIs are summarized in Tab. I and Tab. II, respectively.
A. Conduction losses
The vectors for the conduction losses (cl) of an IGBT and
a diode are respectively given by
pabccl,igbt(t) =
(
Rd,igbt i
a(t)2 + Uth,igbt|ia(t)|
Rd,igbt i
b(t)2 + Uth,igbt|ib(t)|
Rd,igbt i
c(t)2 + Uth,igbt|ic(t)|
)
, (2)
and
pabccl,diode(t) =
(
Rd,diode i
a(t)2 + Uth,diode|ia(t)|
Rd,diode i
b(t)2 + Uth,diode|ib(t)|
Rd,diode i
c(t)2 + Uth,diode|ic(t)|
)
, (3)
TABLE I: Conduction losses (CL) in 2L-VSI. Conduction
losses in the diodes are only during the interlock delay time
(k is the generic discrete time).
sx[k] upper IGBTx lower IGBTx upper Diodex lower Diodex
ix[k] ≥ 0, x ∈ {a, b, c}
1 CL - - -
0 - - - CL
ix[k] < 0, x ∈ {a, b, c}
1 - - CL -
0 - CL - -
TABLE II: “Turn-on” and “turn-off” switching losses (SW-
ON & SW-OFF) of IGBTs and reverse recovery losses (RR)
of diodes in 2L-VSI (k is the generic discrete time).
sx[k−1] sx[k] up. IGBTx low. IGBTx up. Diodex low. Diodex
ix[k] > 0, x ∈ {a, b, c}
0 1 SW-ON - - SW-OFF
1 0 SW-OFF - - -
ix[k] < 0, x ∈ {a, b, c}
1 0 - SW-ON SW-OFF -
0 1 - SW-OFF - -
where Rd,igbt and Rd,diode (in Ω) are the dynamic resistances,
and Uth,igbt and Uth,diode (in V) are the threshold voltages of
diode and IGBT, respectively. These parameters are usually
available from the data sheet of the semiconductor(s). Note
that the phase currents ix(t), x ∈ {a, b, c} are approximately
equal to the collector currents passing through the respective
IGBTs (when turned on). Tab. I summarizes the location of
the conduction losses in the 2L-VSI depending on the actual
switching vector and phase current direction. To detect the
direction of the phase currents, the Heaviside function and
d(t) are introduced as follows
h(x) :=
{
1, x ≥ 0
0, x < 0
and d(t) :=
h(ia(t))h(ib(t))
h(ic(t)
. (4)
Then, with the switching matrix
Sabc(t) :=
sa(t) 0 00 sb(t) 0
0 0 sc(t)
, (5)
the instantaneous conduction losses pabccl,2l-vsi (in W) of a 2L-
VSI at a discrete time instant1 k are given by
pabccl,2l-vsi[k] =
pabccl,igbt[k]
>[ Sabc[k]d[k]︸ ︷︷ ︸
sx[k] = 1 and ix[k] > 0
+
(
I3 − Sabc[k]
)(
13 − d[k]
)︸ ︷︷ ︸
sx[k] = 0 and ix[k] < 0
]
+ pabccl,diode[k]
>[Sabc[k](13 − d[k])︸ ︷︷ ︸
sx[k] = 1 and ix[k] < 0
+
(
I3 − Sabc[k]
)
d[k]︸ ︷︷ ︸
sx[k] = 0 and ix[k] > 0
]
.
(6)
1Note that a discrete time instant k ∈ N approximates the actual time
instant t ≈ k · Ts with a multiple of the sampling time Ts.
where I3 :=
[
1 0 0
0 1 0
0 0 1
]
and pabccl,igbt[k] and p
abc
cl,diode[k] are
the instantaneous loss vectors as in (2) and (3), respectively.
In the following, the formula (6) is explained in more detail.
The four terms on the right-hand side in (6) describe the
conduction losses in the IGBTs and the diodes, respectively;
depending on the actual switching state sx(t) and the current
direction (sign of) ix(t) for x ∈ {a, b, c}. At a given time
t = k, assume that the upper switch of leg x ∈ {a, b, c} is
turned on, then sx[k] = 1. Hence, the corresponding entry in
Sabc[k] and (I3 − Sabc[k]) equal one and zero, respectively.
The latter explains why the second and fourth term of the
vectors on the right-hand side in (6) equal zero and vanish
(independently of the current direction). If the current in
phase/leg x ∈ {a, b, c} is positive, i.e. ix[k] > 0, it flows
through the upper controllable switch (recall Tab. I). Hence,
h(ix[k]) = 1 and the corresponding row of d[k] equals one.
This explains the first term on the right-hand side of (6). If the
leg current is negative, i.e. ix[k] < 0, it flows through the upper
free-wheeling diode and h(ix[k]) = 0. The corresponding
row of d[k] equals zero and of (13 − d[k]) equals one. This
explains the third term on the right-hand side in (6). The same
reasoning can be applied when the lower switch of leg x is
turned on. Then, sx[k] = 0 (or sx[k] = 1 − sx[k] = 1). The
corresponding terms of Sabc[k] and (I3−Sabc[k]) equal zero
and one, respectively. Again, the first and third terms on the
right-hand side of (6) vanish (independently of the current
direction). If the leg current is negative, i.e. ix[k] < 0, it
flows through the lower controllable switch (recall Tab. I) and
h(ix[k]) = 0. The corresponding row of (13 − d[k]) is one.
If the leg current is positive, i.e. ix[k] > 0, it flows through
the lower free-wheeling diode and h(ix[k]) = 1. Hence, the
corresponding row of d[k] equals one.
B. Switching losses
The switching losses (sw) can be calculated from Tab. II.
From Tab. II, it should be observed that when a controllable
switch turns on the opposite free-wheeling diode turns off
and in both of them there are losses (switch-on and reverse
recovery, respectively). The vectors of the turn-on and turn-
off switching losses (sw-on & sw-off) of the IGBT and the
reverse recovery losses (rr) of the diode are given by [9]
pabcsw-y,igbt(t) =
fswEsw-y
Ic-ds
(
Uce
Uce-ds
)1.49(|ia(t)|
|ib(t)|
|ic(t)|
)
, (7)
and
pabcrr,diode(t) = fsw
UrQrr
4
√
If-ds
(
Ur
Ur-ds
)0.6√|ia(t)|√|ib(t)|√|ic(t)|
, (8)
where fsw (in Hz) is the switching frequency, Esw-y (in J)
is the switching energy loss at the rated current Ic-ds (in A)
and rated voltage Uce-ds (in V), respectively, Uce (in V) is the
reverse voltage across the IGBT (when turned off). If-ds (in
A) and Ur-ds (in V) are the forward current and the voltage for
a specified reverse recovery charges Qrr (in C), and Ur (in V)
is the reverse voltage across the diode (when not conducting).
All these parameters are usually given in the data sheet. Note
that (7) describes the turn-on switching losses if y = on and
the turn-off switching losses if y = off .
To obtain the overall switching losses, the preceding and
the actual (discrete) time instant k−1 and k are considered to
determine when a change in the switching vector occurs (recall
also Tab. II). Then, the directions of the phase currents iabc[k]
are used to find which semiconductor device is dissipating
power due to switching. The instantaneous switching losses
pabcsw,2l-vsi (in W) of a 2L-VSI at time instant k are given by
pabcsw,2l-vsi[k] =
(
pabcrr,diode[k]+
+ pabcsw-on,igbt[k]
)>(
(I3 − Sabc[k−1])Sabc[k]d[k]︸ ︷︷ ︸
sx[k−1] = 0 and sx[k] = 1 and ix[k] > 0.
+ Sabc[k−1](I3 − Sabc[k])(13 − d[k])︸ ︷︷ ︸
sx[k−1] = 1 and sx[k] = 0 and ix[k] < 0.
)
+
pabcsw-off,igbt[k]
>
(
Sabc[k−1](I3 − Sabc[k])d[k]︸ ︷︷ ︸
sx[k−1] = 1 and sx[k] = 0 and ix[k] > 0.
+ (I3 − Sabc[k−1])Sabc[k](13 − d[k])︸ ︷︷ ︸
sx[k−1] = 0 and sx[k] = 1 and ix[k] < 0.
)
. (9)
(9) describes the turn-on and turn-off switching losses and
reverse-recovery losses of a 2L-VSI depending on preceding
sx[k − 1] and actual sx[k] switching state and actual current
direction h(ix[k]) of each phase x ∈ {a, b, c}. To explain the
model (9) in more detail, assume that, at the preceding discrete
time instant k− 1, the upper switch of leg x (x ∈ {a, b, c}) is
turned off and that it is turned on at the following time instant
k. Then, sx[k − 1] = 0 and sx[k] = 1 (recall first line of
Tab. II). Hence, the corresponding terms Sabc[k−1] and (I3−
Sabc[k−1]) equal zero and one, respectively. Analogously, the
corresponding terms in Sabc[k] and (I3 − Sabc[k−1]) equal
one and zero, respectively. If the current of leg/phase x is
positive, i.e. ix[k] > 0, it passes from the lower diode (at time
k− 1) to the upper controllable switch (at time k). Therefore,
h(ix[k]) = 1 and the corresponding row of d[k] equals one.
This explains the first term on the right-hand side of (9). It
can be seen that all the other terms on the right-hand side
of (9) equal zero and vanish; either because of (13−d[k]) = 0
(second and fourth term) or (I3−Sabc[k−1]) = 0 (third term).
A similar argument holds true for the other terms if the lower
controllable switch is turned on and/or the current direction is
negative. To sum up: The first term in (9) corresponds to the
first line of Tab. II, the second term in (9) to the third line of
Tab. II, the third term in (9) to the second line of Tab.II and
the fourth term in (9) to the fourth line of Tab. II.
C. Summary
To conclude this section: Equations (6) and (9) are mathe-
matical models of the instantaneous conduction and switching
losses of a 2L-VSI. The models depend on (i) known electrical
parameters of the power electronic devices (e.g. extracted from
data sheets; recall (2), (3), (7) and (8)), (ii) the preceding
and the actual switching state, i.e. sabc[k − 1] and sabc[k],
and (iii) the actual directions and magnitudes of the phase
currents iabc[k]. Both equations can easily be implemented in
any numerical simulation software and allow to calculate the
instantaneous (and, clearly, average) power losses of 2L-VSIs.
IV. SIMULATION RESULTS
In this section, the computation of the instantaneous con-
duction and switching losses with the help of the proposed
models (6) and (9) is illustrated, respectively. To do so,
the grid-connected two-level voltage source inverter (2L-VSI)
shown in Fig. 2 with the parameters collected in Tab. III is
implemented in Matlab/Simulink. The system consists of the
2L-VSI model (1), an LCL-filter, an RL-filer and an ideal grid
(with resistive-inductive behavior). Details of the dynamical
models of the filters and the grid are omitted here due to
space limitations but can be found in [10], [12].
At first, the proposed computation of the losses with (6)
and (9) is compared to the averaging method presented in [1].
Therefore, the average power losses must be calculated. To do
so, assume that there are Ns = Tpfsw ∈ N samples of the
computed conduction and switching losses over one period
Tp (in s) of the inverter output waveform with switching
frequency fsw; then, the average conduction and switching
losses can be computed, respectively, as follows
P avecl,2l−vsi =
∑Ns
k=1 p
abc
cl,2l-vsi[k]
Ns
(10)
and
P avesw,2l−vsi =
∑Ns
k=1 p
abc
sw,2l-vsi[k]
Ns
, (11)
where pabccl,2l-vsi[k] and p
abc
sw,2l-vsi[k] are as in (6) and (9),
respectively.
In Tab. IV, the simulated results for (10) and (11) are sum-
marized and compared with averaging computation methods
from [1] for different load power factors ϕ between −60◦ and
60◦. All results were obtained considering the exact identical
conditions. Since the currents through the semiconductor de-
vices change for varying load power factors, the conduction
and switching losses will also change. The comparison in
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Fig. 2: Model of the 2L-VSI connected to the resistive-inductive
grid and RL-load via LCL-filter.
TABLE III: Simulation data for system shown in Fig. 2
Component values
LCL-filter La,b,cf1 = 6.2 mH, C
a,b,c
f = 2.2 µF
and La,b,cf2 = 1 mH
Grid uˆa,b,c0 = 220 V, R
a,b,c
G = 0.1 Ω,
La,b,cG = 0.05 mH and f0 = 50 Hz
RL-load Ra,b,cL = 6.5 Ω and L
a,b,c
L = 60 mH
with load power factor −pi
3
< ϕ < pi
3
2L-VSI udc = 560 V, Irated = 40 A and
fsw ∈ [1, 20]kHz
Diode Rd,diode = 7.7 · 10−3 Ω, Uth,diode = 0.9 V,
Ur = 560 V, Qrr = 0.75 · 10−6 A s,
If-ds = 30 A, Ur = 560 V , Ur-ds = 400 V
IGBT Rd,igbt = 12.5 · 10−3 Ω, Uth,igbt = 0.8 V,
(IKW50N60DTP) Uce = 400 V, Uce-ds = 600 V, Ic-ds = 50 A,
Esw-on = 0.85 mJ and Esw-off = 2.38 mJ
TABLE IV: Comparison of computation as in [1] and proposed
computation for sinusoidal PWM modulation and different
power factors ϕ.
proposed computation computation as in [1]
ϕ P avecl,2l−vsi P
ave
sw,2l−vsi P
ave
cl,2l−vsi P
ave
sw,2l−vsi
(in W) (in W) (in W) (in W)
60◦ 89.47 57.87 87.11 59.90
30◦ 90.65 58.44 88.20 60.50
0◦ 91.08 58.59 88.49 60.67
−30◦ 91.08 58.60 88.50 60.67
−60◦ 90.65 58.44 88.20 60.50
Tab. IV highlights the almost identical results of the averaging
method from [1] and the proposed method in this paper.
Next, in Fig. 3, the instantaneous conduction and switching
losses are illustrated for varying switching frequencies (while
the other parameters are kept constant). Note that the con-
duction losses do not change significantly and have almost
identical average values, while the switching losses clearly
increase with increasing switching frequencies.
Another interesting feature of the loss models (6) and (9)
is that the loss computation does not rely on the other system
(such as LCL, RL or grid) parameters. The loss models in (6)
and (9) only depend on the preceding and actual switching
vector sabc[k − 1] and sabc[k] and the actual phase current
vector iabc[k]. Fig. 4 shows how the power losses change
for varying modulation indices Mind. Clearly, both conduc-
tion and switching losses increase for increasing modulation
indices Mind (since the current magnitudes increase).
Finally, Fig. 5 highlights another advantage of the proposed
loss computation: The loss models (6) and (9) can be used
for any modulation scheme. Fig. 5 shows the conduction
and switching losses of a 2L-VSI for (a) sinusoidal pulse
width modulation (SPWM), (b) third harmonic injection pulse
width modulation (THIPWM) and (c) space vector pulse width
modulation (SVPWM), respectively. If both, conduction and
switching losses, are considered, it can be seen that SVPWM
has the least power losses while THIPWM has the highest
power losses among these three modulation schemes.
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Fig. 3: Conduction losses (left) and switching losses (right) of a 2L-VSI for different switching frequencies (from top to
bottom): fsw = 1 kHz, fsw = 2.5 kHz, fsw = 5 kHz, fsw = 10 kHz and fsw = 20 kHz, respectively.
V. CONCLUSION
A simple method has been proposed to compute the instan-
taneous conduction and switching losses of two-level voltage
source inverters (2L-VSIs). The proposed computation only
depends on the preceding and actual switching vector, the
actual phase current and the electrical parameters available
from the data sheet of the employed semiconductor devices of
the 2L-VSI. Firstly, a model of the 2L-VSI has been introduced
depending on DC-link voltage and the actual switching vector.
Then, the mathematical models of instantaneous conduction
and switching losses were derived. The main advantages of
the proposed method are (i) the losses can be computed inde-
pendently of the used modulation schemes, (ii) both average
and instantaneous losses can easily be obtained, and (iii)
the proposed method can in principle be extended (ongoing
research) to any inverter/converter topology comprising IGBTs
and diodes.
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Fig. 4: Conduction losses (left) and switching losses (right) of a 2L-VSI for different modulation indices Mind (from top to
bottom): Mind = 0.5, Mind = 0.6, Mind = 0.7, Mind = 0.8 and Mind = 0.9, respectively.
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Fig. 5: Conduction losses (left) and switching losses (middle) of a 2L-VSI for different modulation schemes (from top to
bottom): SPWM, THIPWM and SVPWM with normalized reference waveforms (right), respectively.
